We proposed a compact model for tunneling field effect transistors (TFETs), which combines BSIM4. Our proposed model for tunneling current is based on a drift-diffusion model under the gradualchannel approximation. The total charge for the drain current has been described by a weighted sum of the tunneling charge and the oxide charge for gate-to-source overlap region. In order to obtain TFETs compact model for circuit simulation that operates in every voltage region, the operating current under the various gate-to-source voltage and drain-to-source voltage conditions are considered. Verilog-A description for our proposed model are implemented in the circuit simulator. Model parameters are extracted for conventional TFETs structure by comparing with in-house 2-D TCAD simulation results. After the transistor-level verification, the circuit-level simulation of 81-stage ring-oscillator using our proposed model has been performed.
I. INTRODUCTION
Tunneling field effect transistors (TFETs) are promising device structures for an ultra-low power circuits application [1] - [3] . The tunneling p-n junction in the gate-tosource overlap region leads to the steep subthreshold swing (S.S.) less than 60mV/decade [4] - [6] . Since the fabrication processes of Silicon (Si)-TFETs are compatible with conventional MOSFETs [7] , it is expected to be the post Si-CMOS devices for low power technology. However, the circuit characteristics have not been understood yet, because the device structures and the operations of TFETs are different from that of MOSFETs [8] . Therefore, there are still some problems to be solved for the circuit design with TFETs, such as an interactive operation of the pass gate in SRAM [9] , a correlation between the circuit operations and the device characteristics such as S.S and the threshold voltage (V th ), the body effect for staked circuits, and the variability in low voltage regime. In order to analyze the circuit performance using TFETs, few analytical models had been proposed [10] - [12] . In most published works, the on/off state of TFETs, which is dominated by the tunneling phenomenon, had been focused. In this work, we propose a TFETs compact model, which combines BSIM4 [13] , that operates in every voltage region in order to apply it to the various circuit simulations with large number of transistors. Model parameters are extracted for a conventional TFETs structure by comparing with in-house 2D TCAD simulation results. Verilog-A description [14] for our proposed model are implemented in the circuit simulator in order to verify the usability of our model.
II. DEVICE MODELING
The schematic device structure and the energy-band diagram of TFET modeled in this study are shown in Fig. 1 . The structure is conventional n-type TFET with a heavily doped p-type source with extension, an intrinsic channel and a n-type drain [15] . When the gate-to-source voltage (V gs ) is applied, the bias condition of p-n junction has a reverse bias condition. In this case, TFETs are set to "on state". Carriers are transported from source edge to channel region by the band-to-band (BTB) tunneling [16] , [17] , and then reach the drain region if the drain-to-source voltage (V ds ) is applied. When V gs is set to be 0V of TFETs "off state", carriers are inhibited tunneling from source valance band to channel conduction band even though V ds > 0V. On the other hand, a forward bias condition for source-to-drain (S-D), p-n junction current flows by the injection of minority carrier [18] . In order to obtain TFETs compact model for circuit simulation, the operating current under the various V gs and V ds conditions are considered below (see Fig. 2 ):
1) S-D reverse bias conditions (V ds >=0)
a) V gs >0 (Fig. 2 (a) ) BTB tunneling current is dominant, where the subthreshold current of TFETs has a steep S.S.
TFET is in the off state. The gate leakage current and the junction leakage current should be considered. 
2) S-D forward bias conditions (
Not only the p-n diode current but also the gate leakage current should be considered. It is difficult to express the steep S.S. of TFETs and the continuity of the transition region from weak inversion to strong inversion by using the existing model such as BSIM and HiSIM [19] . Figure 3 shows the equivalent circuit of "TFET" modeled in this study, which combines "TFET model" with the BTB tunneling current and the p-n diode current and "MOSFET model" using BSIM4 by parallel connection. The drain current (I d ) of TFET(G, D, S, B) is a sum of the drain current of "TFET model" (I dTFET ) and "MOSFET model" (I dMOSFET ), such as I d (V gs ,V ds ) = I dTFET (V gs ,V ds ) + I dMOSFET (V gs , V ds ).
A. MOSFET MODEL
"On current" and "off current" are determined by BTB tunneling current derived from "TFET model" and the leakage current derived from "MOSFET model". Figure 4 shows the current flow to the drain of TFETs. The gate leakage current (I g ) and the junction leakage current (I j ) are considered based on BSIM4. I g represents the gate tunneling current between the gate and the drain diffusion region. 
B. TFET MODEL
Under the following assumptions, we describe the drain current of "TFET model" with steep S.S., namely:
• If the tunnel resistance is efficiently large, the channel charge capacitance of TFETs will be almost equals to that of the tunnel junction. • As shown in Fig. 5 , the total charge (Q 0 ) for the drain current (I d ) can be described by a weighted sum of the tunneling charge (Q tun ) and the oxide charge (Q th ) for the gate-to-source overlap region,
where f 1 is the smoothing function. Q tun derived from BTB tunneling model [18] , which includes the band gap energy and reverse bias voltage for the source side.
• In the reverse bias condition, I d can be expressed by the product of Q 0 and the injection velocity (v inj ) of the source edge based on the drift-diffusion model under the charge sheet approximation, like short-channel MOSFETs model [20] ,
The typical parameters for "TFET model" are listed in Table 1 . "L", "W", and "N tun " are process parameters defined by the targeted device structure. Although "μ tun " and "μ th have the same dimension of the effective mobility of MOSFETs, it should be noted that they do not have a proportional relationship with I d through Q tun and Q th . "μ tun " can be expressed as μ tun ∼d tran / (E s · τ tun ), where E s is the longitude electronic field for the tunnel junction and τ tun shows the time required for the tunneling that include both the charging time and the carrier transit time near the tunnel junction. If it is assumed to be small enough to ignore the carrier transit time under some E s , μ tun will be dependent on the carrier charging time at the surface of the tunnel junction.
In order to analyze the circuit performance of TFETs, the tuning of parameter for S.S. and V th is required, because the low power performance will be determined by its actual behavior in the circuit design. In our formation, it has been found that S.S. and V th have a maximum correlation with "N tun " and "V th0 ", respectively. Furthermore, p-n diode current has been taken into account in case of S-D forward bias conditions (V ds < 0). After the parameter for "on" and "off" current are determined by BTB tunneling current derived from "TFET model", that for the leakage current are determined by "MOSFET model" based on BSIM4. Also the extraction of CV model parameter has been calibrated with BSIM4 model.
III. MODEL EVALUATION
Our proposed model was implemented in SmartSpice [21] using Verilog-A description. In order to extract the model parameter for TFET with typical device characteristics, we compared with in-house 2D TCAD simulation results. Fig. 6 shows the 2D dopanat profile for TCAD simulation. The device structure was formed to demonstrate the steep S.S. of 50mV/decade and the ideal I on required for the lowpower operation. The channel length is 120nm, T ox is 2nm and the substrate concentration is 1e16 cm −3 . model is useful tool for the circuit-level analysis from the simulation of 81-stage ring oscillator, as shown in Fig. 9 .
IV. CONCLUSION
In this study, the compact model of TFETs, which combines BSIM4, has been proposed. In order to obtain TFETs compact model for circuit simulation that operates in every voltage region, the operating current under the various V gs and V ds conditions are considered. Model parameters for BTB tunneling current, leakage current were extracted for the conventional TFETs structure by comparing with 2D TCAD simulation results. In our formation, the steep S.S. less than 60mV/decade and the continuity of transition region from weak inversion to strong inversion have been expressed. The circuit-level simulation of 81-stage ring-oscillator using our proposed model was performed. Therefore, our proposed model will be a useful tool for characterizing an ultra-low circuit performance of TFETs. SHIGERU KAWANAKA received the B.E. degree in material science from Yokohama National University, Yokohama, Japan, in 1991. He joined ULSI Research Center, Toshiba Corporation, Kawasaki, Japan, where he has engaged in research and development of CMOS logic and memory technology, including BiCMOS SRAM, high-density DRAM cell, RF front-end, and highperformance MPU utilizing thin-film SOI and advanced process technologies. He is a member of the IEEE Electron Device Society. VOLUME 4, NO. 5, SEPTEMBER 2016
